An Intel Sapphire Rapids Xeon CPU has been spotted and tested within the Geekbench database. The chip was spotted by Benchleaks and from the looks of things, it seems to be an early sample that is evident by its lower base clock and the fact that was tested on an internal Intel platform & not a third-party Server vendor.
Intel Sapphire Rapids 20 Core & 40 Thread Xeon CPUs Tested In Dual Socket Configuration, Rock Up To 75 MB Cache & 4.7 GHz Clocks
Dissecting the Geekbench listing, it looks like the test platform was part of a 2S configuration that was running dual Intel Sapphire Rapids Xeon CPUs. The engineering sample is listed as Family 6 Model 143 Stepping 2 which confirms that it is part of the Sapphire Rapids lineup & based on the Intel 10nm ESF (Enhanced SuperFin) architecture with Golden Cove cores.
Each CPU features 20 cores and 40 threads & makes up a total of 40 cores and 80 threads for the server itself. Each chip features 75.0 MB of L3 (37.5 MB per chip) and 20.0 MB of L2 cache per chip. Both of these caches have seen a significant boost over the Ice Lake Xeon CPUs.

As for clock speeds, since the Intel Sapphire Rapids Xeon CPU is still an early engineering sample, it has a base clock of 1.50 GHz but can boost up to 4.7 GHz as reported by Geekbench. We cannot say how accurate these clock speeds are but they do look pretty high for a server platform so it could likely be a high-clock optimized chip. The other possibility is like I said, a faulty clock speed which is a very common scenario within the Geekbench database.
The Intel 20 Core & 40 Thread Sapphire Rapids Xeon CPU was tested within the older Geekbench 4 benchmark with 32 GB of memory (presumably DDR5 since that is what the next-generation Xeon chips support) and well, performance was quite lackluster with a single-core score of 1340 points & a multi-core score of 31,666 points. Again, these are results from a very early sample and an older & outdated benchmark so we can see performance improvements in later benchmarks. Sapphire Rapids is pitted for a launch next year so it will take time for better samples to appear in databases.
Here's Everything We Know About Intel's 4th Gen Sapphire Rapids Xeon CPUs
The Sapphire Rapids-SP family will be replacing the Ice Lake-SP family and will go all on board with the 10nm Enhanced SuperFin process node that will be making its formal debut later this year in the Alder Lake consumer family. From what we know so far, Intel's Sapphire Rapids-SP lineup is expected to utilize the Golden Cove architecture & will be based on the 10nm Enhanced SuperFin process node.
The Sapphire Rapids lineup will make use of 8 channel DDR5 memory with speeds of up to 4800 MT/s and support PCIe Gen 5.0 on the Eagle Stream platform. The Eagle Stream platform will also introduce the LGA 4677 socket which will be replacing the LGA 4189 socket for Intel's upcoming Cedar Island & Whitley platform which would house Cooper Lake-SP and Ice Lake-SP processors, respectively. The Intel Sapphire Rapids-SP Xeon CPUs will also come with CXL 1.1 interconnect that will mark a huge milestone for the blue team in the server segment.

Intel Sapphire Rapids-SP Xeon Server CPU Specifications. (Image Credits: Videocardz)
Coming to the configurations, the top part is started to feature 56 cores with a TDP of 350W. What is interesting about this configuration is that it is listed as a low-bin split variant which means that it will be using a tile or MCM design. The Sapphire Rapids-SP Xeon CPU will be composed of a 4-tile layout with each tile featuring 14 cores each.
It looks like AMD will still hold the upper hand in the number of cores & threads offered per CPU with their Genoa chips pushing for up to 96 cores whereas Intel Xeon chips would max out at 56 cores if they don't plan on making SKUs with a higher number of tiles. Intel will have a wider and more expandable platform that can support up to 8 CPUs at once so unless Genoa offers more than 2P (dual-socket) configurations, Intel will have the lead in the most number of cores per rack with an 8S rack packing up to 448 cores and 896 threads.

The Intel Saphhire Rapids CPUs will contain 4 HBM2 stacks with a maximum memory of 64 GB (16GB each). The total bandwidth from these stacks will be 1 TB/s. According to leaked details from AdoredTV, HBM2 and GDDR5 will be able to work together in flat, caching/2LM, and hybrid modes. The presence of memory so near to the die would do absolute wonders for certain workloads that require huge data sets and will basically act as an L4 cache.
AMD has been taking away quite a few wins from Intel as seen in the recent Top500 charts from ISC '21. Intel would really have to up their game in the next couple of years to fight back the AMD EPYC threat.
.democracy:after{content:'';display:table;clear:both}.democracy ul li,.democracy ul{background:none;padding:0;margin:0}.democracy ul li:before{display:none}.democracy input[type='radio'],.democracy input[type='checkbox']{margin:0;vertical-align:middle}.democracy input[type='radio']:focus,.democracy input[type='checkbox']:focus{outline:0}.democracy ul{list-style:none !important;border:0 !important;padding-left:0 !important}.democracy ul li{list-style:none !important}input[type="submit"].dem-button,a.dem-button,.dem-button{position:relative;display:inline-block;text-decoration:none;-webkit-user-select:none;-moz-user-select:none;-ms-user-select:none;user-select:none;line-height:1;border:0;margin:0;padding:0;width:100px;font-size:14px;font-weight:normal;float:right}input[type="submit"].dem-button:focus,a.dem-button:focus,.dem-button:focus{outline:0}input[type="submit"].dem-button:disabled,a.dem-button:disabled,.dem-button:disabled{opacity:.6;cursor:not-allowed}.dem-button:hover{cursor:pointer}a.dem-button:hover{text-decoration:none !important}.democracy{position:relative;margin:0 auto}.democracy input[type='radio'],.democracy input[type='checkbox']{margin-right:.2em}.dem-screen{position:relative;line-height:1.3;padding:20px}ul.dem-vote{margin-bottom:1em}ul.dem-vote li{padding-bottom:0;margin-bottom:0}ul.dem-vote li>*{margin-bottom:.6em}ul.dem-answers li{padding-bottom:1em}.dem-answers .dem-label{margin-bottom:.2em;line-height:1.2}.dem-graph{position:relative;color:#fff;box-sizing:content-box;width:100%;display:table;height:1.2em;line-height:1.2em}.dem-fill{position:absolute;top:0;left:0;height:100%;background-color:#7cb4dd}.dem-voted-this .dem-fill{background-color:#3498db}.dem-votes-txt,.dem-percent-txt{position:relative;display:table-cell;padding-left:.3em;vertical-align:middle;font-size:90%}.dem-poll-info{float:left}.dem-poll-info:after{content:'';display:table;clear:both}.dem-poll-info>*{font-size:85%;display:block;clear:both;opacity:.7;line-height:1.3}.dem-vote label{float:none;display:block}.dem-results-link{display:inline-block;line-height:1;margin:.5em 0;float:left}.dem-vote .dem-disabled{opacity:.5}.democracy .dem-bottom{border-top:1px solid rgba(0,0,0,.1);margin-left:-20px;margin-right:-20px;padding:19px 20px 0 20px}.dem-bottom:after{content:'';display:table;clear:both}.dem-vote-button{float:right}.dem-poll-title{display:block;margin-bottom:1.5em;margin-top:1.2em;font-size:120%}.dem-cache-notice{z-index:10;position:absolute;top:0;border-radius:2px;width:100%;padding:1.5em 2em;text-align:center;background:rgba(247,241,212,.8);color:#6d6214}.dem-notice-close{position:absolute;top:0;right:0;padding:5px;cursor:pointer;line-height:.6;font-size:150%}.dem-notice-close:hover{color:#d26616}.dem-star{font-size:90%;vertical-align:baseline;padding-left:.3em;color:#ff4e00}.dem-poll-note{font-size:90%;padding:.5em;opacity:.8;line-height:1.3}.democracy .dem-copyright{position:absolute;bottom:-1em;right:0;text-decoration:none;border-bottom:0;color:#b2b2b2;opacity:.5;line-height:1}.democracy .dem-copyright:hover{opacity:1}.dem-add-answer{position:relative}.dem-add-answer>*{display:block}.dem-add-answer a{display:inline-block}input.dem-add-answer-txt{width:100%;box-sizing:border-box}.dem-add-answer-close{position:absolute;right:0;padding:0 .7em;cursor:pointer;color:#333}.dem-add-answer-close:hover{color:#ff2700}.dem-edit-link{display:block;position:absolute;top:0;right:0;line-height:1;text-decoration:none !important;border:0 !important}.dem-edit-link svg{width:1.2em !important;fill:#5a5a5a;fill:rgba(0,0,0,.6)}.dem-edit-link:hover svg{fill:#35a91d}.dem-loader{display:none;position:absolute;top:0;left:0;width:100%;height:100%}.dem-loader>*{display:table-cell;vertical-align:middle;text-align:center}.dem-loader svg{width:20%;max-width:100px;min-width:80px;margin-bottom:15%}.dem-loader [class^="dem-"]{margin-bottom:15% !important}.dem-archives .democracy{margin-bottom:2em;padding-bottom:20px;border-bottom:1px dashed #ccc}.dem-archives .dem-archive-link{display:none}.democracy{background:#f6f6f6;margin-bottom:1em;border:1px solid rgba(0,0,0,.1)}.dem-poll-title{margin:0;font-size:16px;padding:20px;border-bottom:1px solid rgba(0,0,0,.1)}.dem-percent-txt,.dem-label-percent-txt{display:none}.dem-votes-txt-percent:before{content:'- ';display:inline}.dem-revote-button:before{content:'◂ '}.dem-graph{background-color:#ddd}.dem-results-link{margin-bottom:0}.dem__checkbox,.dem__radio{display:none !important}.dem__checkbox_label,.dem__radio_label{position:relative;box-sizing:content-box}.dem__checkbox_label .dem__spot,.dem__radio_label .dem__spot{position:relative;display:inline-block;vertical-align:baseline;top:.1em;cursor:pointer;width:12px;height:12px;margin-right:.3em;background:#777}.dem__checkbox_label .dem__spot{border-radius:3px}.dem__radio_label .dem__spot{border-radius:50%}.dem__checkbox_label .dem__spot:after,.dem__radio_label .dem__spot:after{content:'';position:absolute;opacity:0}.dem__checkbox_label .dem__spot:after{width:11px;height:4px;top:0;left:2px;border:2px solid #fff;border-top:0;border-right:0;background:transparent;-ms-transform:rotate(-45deg);-webkit-transform:rotate(-45deg);transform:rotate(-45deg);box-shadow:-1px 1px 1px #555}.dem__radio_label .dem__spot:after{width:6px;height:6px;border-radius:50%;top:50%;left:50%;background:#fff;-ms-transform:translate(-50%,-50%);-webkit-transform:translate(-50%,-50%);transform:translate(-50%,-50%);box-shadow:0 0 0 1px #666,inset -1px -1px 1px #ccc}.dem__checkbox_label:hover .dem__spot::after,.dem__radio_label:hover .dem__spot::after{opacity:.4}.dem__checkbox:checked+.dem__spot,.dem__radio:checked+.dem__spot{border-color:#999}.dem__checkbox:checked+.dem__spot:after,.dem__radio:checked+.dem__spot:after{opacity:1}.dem__checkbox:disabled+.dem__spot,.dem__radio:disabled+.dem__spot{opacity:.5}.dem__checkbox:not(:checked):disabled+.dem__spot:after,.dem__radio:not(:checked):disabled+.dem__spot:after{opacity:0}input[type="submit"].dem-button,a.dem-button,.dem-button{font-weight:700;color:#fff;padding:10px 30px;border-radius:3px;background:#eb0254;transition:background .2s}input[type="submit"].dem-button:hover,a.dem-button:hover,.dem-button:hover{background:#eb0254}input[type="submit"].dem-button:active,a.dem-button:active,.dem-button:active{background:#21935a;box-shadow:0 3px #21935a inset}a.dem-button:visited{color:#fff}Which server lineup do you think will offer the best feature set for enterprise markets? Intel Sapphire Rapids Xeon (10ESF, DDR5, PCIe 5.0, LGA 4677 Socket 'Eagle Stream Platform') AMD EPYC Genoa Zen 4 (5nm, DDR5, PCIe 5.0, SP5 Socket Platform)
Vote to see results
Poll Options are limited because JavaScript is disabled in your browser.
Intel Xeon CPU Families (Preliminary):
| Family Branding | Diamond Rapids | Clearwater Forest | Granite Rapids | Sierra Forest | Emerald Rapids | Sapphire Rapids | Ice Lake-SP | Cooper Lake-SP | Cascade Lake-SP/AP | Skylake-SP |
|---|---|---|---|---|---|---|---|---|---|---|
| Process Node | Intel 20A? | Intel 18A | Intel 3 | Intel 3 | Intel 7 | Intel 7 | 10nm+ | 14nm++ | 14nm++ | 14nm+ |
| Platform Name | Intel Mountain Stream Intel Birch Stream | Intel Mountain Stream Intel Birch Stream | Intel Mountain Stream Intel Birch Stream | Intel Mountain Stream Intel Birch Stream | Intel Eagle Stream | Intel Eagle Stream | Intel Whitley | Intel Cedar Island | Intel Purley | Intel Purley |
| Core Architecture | Lion Cove? | Crestmont+ | Redwood Cove | Sierra Glen | Raptor Cove | Golden Cove | Sunny Cove | Cascade Lake | Cascade Lake | Skylake |
| MCP (Multi-Chip Package) SKUs | Yes | TBD | Yes | Yes | Yes | Yes | No | No | Yes | No |
| Socket | LGA 4677 / 7529 | LGA 4677 / 7529 | LGA 4677 / 7529 | LGA 4677 / 7529 | LGA 4677 | LGA 4677 | LGA 4189 | LGA 4189 | LGA 3647 | LGA 3647 |
| Max Core Count | Up To 144? | Up To 288 | Up To 136? | Up To 288 | Up To 64? | Up To 56 | Up To 40 | Up To 28 | Up To 28 | Up To 28 |
| Max Thread Count | Up To 288? | Up To 288 | Up To 272? | Up To 288 | Up To 128 | Up To 112 | Up To 80 | Up To 56 | Up To 56 | Up To 56 |
| Max L3 Cache | TBD | TBD | TBD | 108 MB L3 | 320 MB L3 | 105 MB L3 | 60 MB L3 | 38.5 MB L3 | 38.5 MB L3 | 38.5 MB L3 |
| Memory Support | Up To 12-Channel DDR6-7200? | TBD | Up To 12-Channel DDR5-6400 | Up To 8-Channel DDR5-6400? | Up To 8-Channel DDR5-5600 | Up To 8-Channel DDR5-4800 | Up To 8-Channel DDR4-3200 | Up To 6-Channel DDR4-3200 | DDR4-2933 6-Channel | DDR4-2666 6-Channel |
| PCIe Gen Support | PCIe 6.0 (128 Lanes)? | TBD | PCIe 5.0 (136 Lanes) | PCIe 5.0 (TBD Lanes) | PCIe 5.0 (80 Lanes) | PCIe 5.0 (80 lanes) | PCIe 4.0 (64 Lanes) | PCIe 3.0 (48 Lanes) | PCIe 3.0 (48 Lanes) | PCIe 3.0 (48 Lanes) |
| TDP Range (PL1) | Up To 500W? | TBD | Up To 500W | Up To 350W | Up To 350W | Up To 350W | 105-270W | 150W-250W | 165W-205W | 140W-205W |
| 3D Xpoint Optane DIMM | Donahue Pass? | TBD | Donahue Pass | TBD | Crow Pass | Crow Pass | Barlow Pass | Barlow Pass | Apache Pass | N/A |
| Competition | AMD EPYC Venice | AMD EPYC Zen 5C | AMD EPYC Turin | AMD EPYC Bergamo | AMD EPYC Genoa ~5nm | AMD EPYC Genoa ~5nm | AMD EPYC Milan 7nm+ | AMD EPYC Rome 7nm | AMD EPYC Rome 7nm | AMD EPYC Naples 14nm |
| Launch | 2025? | 2025 | 2024 | 2024 | 2023 | 2022 | 2021 | 2020 | 2018 | 2017 |









